January 2006

<span id="page-0-0"></span>

# **LM4935 Boomer®** Audio Power Amplifier Series **Audio Sub-System with Dual-Mode Stereo Headphone & Mono High Efficiency Loudspeaker Amplifiers and Multi-Purpose ADC**

# **1.0 General Description**

The LM4935 is an integrated audio subsystem that supports both analog and digital audio functions. The LM4935 includes a high quality stereo DAC, a mono ADC, a multipurpose SAR ADC, a stereo headphone amplifier, which supports output cap-less (OCL) or AC-coupled (SE)modes of operation, a mono earpiece amplifier and a mono high efficiency loudspeaker amplifier. It is designed for demanding applications in mobile phones and other portable devices.

The LM4935 features a bi-directional I<sup>2</sup>S serial interface for full range audio and an I<sup>2</sup>C or SPI compatible interface for control. The stereo DAC path features an SNR of 88 dB with an 18-bit 48 kHz input. In SE mode the headphone amplifier delivers at least 33 mW<sub>RMS</sub> to a 32 $\Omega$  single-ended stereo load with less than 1% distortion (THD+N) when  $A_V$ <sub>DD</sub> = 3.3V. The mono earpiece amplifier delivers at least 115 mW<sub>RMS</sub> to a 32Ω bridged-tied load with less than 1% distortion (THD+N) when  $A_V_{DD} = 3.3V$ . The mono speaker amplifier delivers up to 600 mW into an  $8\Omega$  load with less than 1% distortion when  $LS_{DD} = 3.3V$  and up to 1.3W when LS\_V<sub>DD</sub> = 5.0V. The LM4935 also contains a general purpose SAR ADC for housekeeping duties such as battery and temperature monitoring. This can also be used for analog volume control of the output stages and can trigger interrupt events.

The LM4935 employs advanced techniques to reduce power consumption, to reduce controller overhead to speed development time and to eliminate click and pop. Boomer audio power amplifiers were designed specifically to provide high quality output power with a minimal amount of external components. It is therefore ideally suited for mobile phone and other low voltage applications where minimal power consumption, PCB area and cost are primary requirements.

## **2.0 Applications**

- Smartphones
- Mobile Phones and Multimedia Terminals
- **PDAs, Internet Appliances and Portable Gaming**
- Portable DVD/CD/AAC/MP3 Players
- Digital Cameras/Camcorders

### **3.0 Key Specifications**

- $P_{HP (AC-COUP)} @ A_V_{DD} = 3.3V, 32\Omega, 1% THD 33 mW$
- $P_{HP (OCL)} @ A_V_{DD} = 3.3V, 32Ω, 1% THD$  31 mW
- $P_{LS}$  @ LS\_V<sub>DD</sub> = 5V, 8Ω, 1% THD 1.3 W
- $P_{LS} @ LS_V_{DD} = 4.2V, 8\Omega, 1\% THD$  900 mW
- $P_{LS}$  @ LS\_V<sub>DD</sub> = 3.3V, 8Ω, 1% THD 600 mW
- Supply Voltage Range  $BB_{DD} = 1.8V$  to 4.5V,  $D_{\text{DD}}$  & PLL\_V<sub>DD</sub> = 2.7V to 4.5V LS\_V<sub>DD</sub> & A\_V<sub>DD</sub> = 2.7V to 5.5V
- Shutdown Current 1.1 uA
- PSRR @ 217 Hz,  $A_V_{DD} = 3.3V$ , (Headphone) 60 dB
- SNR (Stereo DAC to AUXOUT) 88 dB (typ)
- SNR (Mono ADC from Cell Phone In) 90 dB (typ)
- SNR (Aux In to Headphones) 98 dB (typ)

## **4.0 Features**

- 18-bit stereo DAC
- 16-bit mono ADC
- 12-bit 4 input multipurpose SAR ADC
- 8 kHz to 48 kHz stereo audio playback
- 8 kHz to 48 kHz mono recording
- 1 Hz to 13.888 kHz sample rate on all 4 SAR channels
- Bidirectional PCM/I<sup>2</sup>S compatible audio interface ■ Sigma-Delta PLL for operation from any clock at any sample rate
- Low power clock network operation if 12 MHz system clock is available
- Read/write I<sup>2</sup>C or SPI compatible control interface
- 33mW stereo headphone amplifier at 3.3V
- OCL or AC-coupled headphone operation
- Automatic headphone & microphone detection
- Support for internal and external microphones
- Automatic gain control for microphone input
- High efficiency BTL  $8Ω$  amplifier, 600 mW @ 3.3V
- 115 mW earpiece amplifier at 3.3V
- Differential audio I/O for external cellphone module
- Mono differential auxiliary output
- Stereo auxiliary inputs
- Differential microphone input for internal microphone
- Flexible audio routing from input to output
- 32 Step volume control for mixers with 1.5 dB steps
- 16 Step volume control for microphone in 2 dB steps
- Programmable sidetone attenuation in 3 dB steps
- DC Volume Control
- Two configurable GPIO ports
- Programmable voltage triggers on SAR channels
- Multi-function IRQ output
- Micro-power shutdown mode
- Available in the 4  $\times$  4 mm 49 bump micro SMDxt package

Boomer® is a registered trademark of National Semiconductor Corporation.

### <span id="page-1-0"></span>**5.0 LM4935 Overview**



**FIGURE 1. Conceptual Schematic**

<span id="page-2-0"></span>

**FIGURE 2. Example Application in Multimedia Mobile Phone**

## **Table of Contents**



# Table of Contents (Continued)



# <span id="page-5-0"></span>**7.0 Connection Diagrams**





# **7.0 Connection Diagrams** (Continued)

# **Pin Descriptions**





# <span id="page-7-0"></span>**7.0 Connection Diagrams** (Continued)

# **Pin Descriptions** (Continued)





Digital Input  $-$  A pin that is used by the digital but is

# <span id="page-8-0"></span>**8.0 Absolute Maximum Ratings**

#### (Notes [1, 2\)](#page-15-0)

**If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.**



Junction Temperature 150°C Thermal Resistance  $\theta_{JA}$  – RLA49 (soldered down to PCB with 2in<sup>2</sup> 1oz. copper plane) 60°C/W Soldering Information

# **9.0 Operating Ratings**



10.0 Electrical Characteristics (Notes [1, 2\)](#page-15-0) Unless otherwise stated PLL\_V<sub>DD</sub> = 3.3V, D\_V<sub>DD</sub> = 3.3V, **BB\_V<sub>DD</sub>** = 1.8V, A\_V<sub>DD</sub> = 3.3V, LS\_V<sub>DD</sub> = 3.3V. The following specifications apply for the circuit shown in *[Figure 2](#page-2-0)* unless otherwise stated. Limits apply for 25˚C.



**LM4935**









**10.0 Electrical Characteristics** (Notes [1, 2\)](#page-15-0) Unless otherwise stated PLL\_V<sub>DD</sub> = 3.3V, D\_V<sub>DD</sub> = 3.3V, **BB\_V<sub>DD</sub>** = 1.8V, A\_V<sub>DD</sub> = 3.3V, LS\_V<sub>DD</sub> = 3.3V. The following specifications apply for the circuit shown in *[Figure 2](#page-2-0)* unless otherwise stated. Limits apply for 25˚C. (Continued)



**LM4935**



**10.0 Electrical Characteristics** (Notes [1, 2\)](#page-15-0) Unless otherwise stated PLL\_V<sub>DD</sub> = 3.3V, D\_V<sub>DD</sub> = 3.3V, **BB\_V<sub>DD</sub>** = 1.8V, A\_V<sub>DD</sub> = 3.3V, LS\_V<sub>DD</sub> = 3.3V. The following specifications apply for the circuit shown in *[Figure 2](#page-2-0)* unless otherwise stated. Limits apply for 25˚C. (Continued)



**LM4935**

<span id="page-15-0"></span>**10.0 Electrical Characteristics** (Notes 1, 2) Unless otherwise stated PLL\_V<sub>DD</sub> = 3.3V, D\_V<sub>DD</sub> = 3.3V,  $BB_V_{DD} = 1.8V$ ,  $A_V_{DD} = 3.3V$ ,  $LS_V_{DD} = 3.3V$ . The following specifications apply for the circuit shown in *[Figure 2](#page-2-0)* unless otherwise stated. Limits apply for 25˚C. (Continued)

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not guarantee specific performance limits.

Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 2: All voltages are measured with respect to the relevant V<sub>SS</sub> pin unless otherwise specified. All grounds should be coupled as close as possible to the device.

Note 3: The maximum power dissipation must be de-rated at elevated temperatures and is dictated by TJ<sub>MAX</sub>, θ<sub>JA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation is  $P_{DMAX} = (T_{JMAX} - T_A)/\theta_{JA}$  or the number given in Absolute Maximum Ratings, whichever is lower.

**Note 4:** Human body model: 100pF discharged through a 1.5kΩ resistor.

**Note 5:** Machine model: 220pF – 240pF discharged through all pins.

**Note 6:** Typical values are measured at 25˚C and represent the parametric norm.

**Note 7:** Limits are guaranteed to Nationals AOQL (Average Outgoing Quality Level).

**Note 8:** Best operation is achieved by maintaining  $3.0V < A_V_{DD} < 5.0$  and  $3.0V < D_V_{DD} < 3.6V$  and  $A_V_{DD} > D_V_{DD}$ .

**Note 9:** Digital shutdown current is measured with system clock set for PLL output while the PLL is disabled.

**Note 10:** Disabling or bypassing the PLL will usually result in an improvement in noise measurements.

# <span id="page-16-0"></span>**11.0 System Control**

#### **Method 1. I<sup>2</sup> C Compatible Interface**

#### **11.1 I<sup>2</sup> C SIGNALS**

In I<sup>2</sup>C mode the LM4935 pin SCL is used for the I<sup>2</sup>C clock SCL and the pin SDA is used for the I<sup>2</sup>C data signal SDA. Both these signals need a pull-up resistor according to <sup>12</sup>C specification. The <sup>12</sup>C slave address for LM4935 is 0011010<sub>2</sub>.

#### **11.2 I<sup>2</sup> C DATA VALIDITY**

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when SCL is LOW.



#### **11.3 I<sup>2</sup> C START AND STOP CONDITIONS**

START and STOP bits classify the beginning and the end of the I<sup>2</sup>C session. START condition is defined as SDA signal transitioning from HIGH to LOW while SCL line is HIGH. STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The I<sup>2</sup>C master always generates START and STOP bits. The I<sup>2</sup>C bus is considered to be busy after START condition and free after STOP condition. During data transmission, I<sup>2</sup>C master can generate repeated START conditions. First START and repeated START conditions are equivalent, function-wise.



#### **11.4 TRANSFERRING DATA**

Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the 9<sup>th</sup> clock pulse, signifying an acknowledge. A receiver which has been addressed must generate an acknowledge after each byte has been received.

After the START condition, the I<sup>2</sup>C master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W). The LM4935 address is 0011010<sub>2</sub>. For the eighth bit, a "0" indicates a WRITE and a "1" indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.



Register changes take an effect at the SCL rising edge during the last ACK from slave.



# <span id="page-18-0"></span>11.0 System Control (Continued)

When a READ function is to be accomplished, a WRITE function must precede the READ function, as shown in the Read Cycle waveform.



#### **11.5 I<sup>2</sup> C TIMING PARAMETERS**



**NOTE:** Data guaranteed by design



<span id="page-20-0"></span>

#### <span id="page-21-0"></span>**12.1 BASIC CONFIGURATION REGISTER**

This register is used to control the basic function of the chip.

#### **TABLE 2. BASIC (0x00h)**



For reliable headset / push button detection the following bits should be defined before enabling the headset detection system by setting bit 0 of CHIP\_MODE:

The OCL-bit (Cap / Capless headphone interface; bit 7 of this register)

The headset insert/removal debounce settings (bits 6:3 of DETECT (0x17h))

The BTN\_TYPE-bit (Parallel / Series push button type; bit 3 MIC\_2 register (0x0Ch))

The parallel push button debounce settings (bits 5:4 of MIC\_2 register (0x0Ch))

All register fields controlling the audio system should be defined before setting bit 1 of CHIP\_MODE and should not be altered while the audio sub-system is active.

If the analog or digital levels are below −12 dB then it is not necessary to set the stereo bit allowing greater output levels to be obtained for such signals.

#### <span id="page-22-0"></span>**12.2 CLOCKS CONFIGURATION REGISTER**

This register is used to control the clocks throughout the chip.

**LM4935**



#### <span id="page-23-0"></span>**12.3 LM4935 CLOCK NETWORK**

The audio ADC operates at 125\*fs, so it requires a 1.000 MHz clock to sample at 8 kHz (at point **C** as marked on the following diagram). The stereo DAC operates at 250\*fs, i.e. 12.000 MHz (at point **B**) for 48 kHz data. It is expected that the PLL is used to drive the audio system unless a 12.000 MHz master clock is supplied and the sample rate is always a multiple of 8 kHz, in which case the PLL can be bypassed to reduce power, clock division instead being performed by the Q and R dividers. The PLL can also use the I2S clock input as a source. In this case, the audio DAC uses the clock from the output of the PLL and the audio ADC either uses the PLL output divided by 2\*FSDAC/FSADC or a system clock divided by Q, this allows n\*8 kHz recording and 44.1 kHz playback.

MCLK must be less than or equal to 30 MHz, the I2S clock should be an integer multiple of the DAC's sampling frequency and should be below 6 MHz.

When using the Class D amplifier with the DAC the Class D clock generator will assume 12 MHz at point **A**, if this is not the case then the DAC and power stage may become unsynchronized and SNR performance may be reduced.

The LM4935 is designed to work from a 12.000 MHz or 11.025 MHz clock at point **A**. This is used to drive the power management and control logic. Performance may not meet the electrical specifications if the frequency at this point deviates significantly beyond this range.



**FIGURE 6. LM4935 Clock Network**

## <span id="page-24-0"></span>12.0 Status & Control Registers (Continued)

#### **12.4 COMMON CLOCK SETTINGS FOR THE DAC & ADC**

The DAC has an over sampling rate of 125 but requires a 250\*fs clock at point **B**. This allows a simple clocking solution as it will work from 12.000 MHz (common in most systems with Bluetooth or USB) at 48 kHz exactly, the following table describes the clock required at point **B** for various clock sample rates in the different DAC modes:



#### **TABLE 4. Common DAC Clock Frequencies**

The ADC has an over sampling ratio of 125 so the table below shows the required clock frequency at point **C**.

#### **TABLE 5. Common ADC Clock Frequencies**



Methods for producing these clock frequencies are described in the PLL Section.

#### <span id="page-25-0"></span>**12.5 PLL M DIVIDER CONFIGURATION REGISTER**

This register is used to control the input section of the PLL.

#### **TABLE 6. PLL\_M (0x02h)**



The M divider should be set such that the output of the divider is between 0.5 MHz and 5 MHz. The division of the M divider is derived from PLL\_M such that:

 $M = PLL_M + 1$ 

**Note 11:** See **Further Notes on PLL Programming** for more detail.

#### <span id="page-26-0"></span>**12.6 PLL N DIVIDER CONFIGURATION REGISTER**

This register is used to control the feedback divider of the PLL.

![](_page_26_Picture_123.jpeg)

The N divider should be set such that the output of the divider is between 0.5 MHz and 5 MHz. (Fin/M)\*N will be the target resting VCO frequency,  $F_{VCO}$ . The N divider should be set such that 40 MHz < (Fin/M)\*N < 60 MHz. Fin/M is often referred to as  $F_{comp}$ (comparison frequency) or  $F_{ref}$  (reference frequency), in this document  $F_{comp}$  is used.

The integer division of the N divider is derived from PLL\_N such that:

For  $9 \leq PLL_N \leq 251$ :  $N = PLL_N$ 

**Note 12:** See **Further Notes on PLL Programming** for further details.

#### <span id="page-27-0"></span>**12.7 PLL P DIVIDER CONFIGURATION REGISTER**

This register is used to control the output divider of the PLL.

![](_page_27_Picture_145.jpeg)

![](_page_27_Picture_146.jpeg)

The division of the P divider is derived from PLL\_P such that:

$$
P = PLL\_P + 1
$$

**Note 13:** See **Further Notes on PLL Programming** for more details.

#### <span id="page-28-0"></span>**12.8 PLL N MODULUS CONFIGURATION REGISTER**

This register is used to control the modulation applied to the feedback divider of the PLL.

![](_page_28_Picture_111.jpeg)

#### **TABLE 9. PLL\_N\_MOD (0x05h)**

The complete N divider is a fractional divider as such:

$$
N = PLL_N + PLL_N_MOD/32
$$

If the modulus input is zero then the N divider is simply an integer N divider. The output from the PLL is determined by the following formula:

$$
\mathsf{F}_{\mathsf{out}} = (\mathsf{F}_{\mathsf{in}}{}^{\star}\mathsf{N})/(\mathsf{M}{}^{\star}\mathsf{P})
$$

**Note 14:** See **Further Notes on PLL Programming** for more details.

#### <span id="page-29-0"></span>**12.9 FURTHER NOTES ON PLL PROGRAMMING**

The sigma-delta PLL is designed to drive audio circuits requiring accurate clock frequencies of up to 30 MHz with frequency errors noise-shaped away from the audio band. The 5 bits of modulus control provide exact synchronization of 48 kHz and 44.1 kHz sample rates from any common system clock. In systems where an isochronous I2S data stream is the source of data to the DAC a clock synchronous to the sample rate should be used as input to the PLL (typically the I2S clock). If no isochronous source is available then the PLL can be used to obtain a clock that is accurate to within 1 Hz of the correct sample rate although this is highly unlikely to be a problem.

![](_page_29_Figure_4.jpeg)

**FIGURE 7. PLL Overview**

$F_{in}$ (MHz)	$F_s$ (kHz)	M	N	P	PLL_M	PLL_N	PLL_N_MOD	PLL_P	$F_{\text{out}}$ (MHz)
11	48	11	60	5	10	60	$\mathbf 0$	$\overline{4}$	12
12.288	48	4	19.53125	5	3	19	17	$\overline{4}$	12
13	48	13	60	5	12	60	$\mathbf 0$	$\overline{4}$	12
14.4	48	9	37.5	5	8	37	16	$\overline{4}$	12
16.2	48	27	100	5	26	100	$\mathbf 0$	$\overline{4}$	12
16.8	48	14	50	5	13	50	$\Omega$	$\overline{4}$	12
19.2	48	13	40.625	5	12	40	20	$\overline{4}$	12
19.44	48	27	100	6	26	100	$\mathbf 0$	5	12
19.68	48	21	64.03125	5	20	64	1	$\overline{4}$	12
19.8	48	17	51.5	5	16	51	16	$\overline{4}$	12
11	44.1	11	55.125	5	10 <sup>1</sup>	55	4	$\overline{4}$	11.025
11.2896	44.1	8	39.0625	5	$\overline{7}$	39	$\overline{2}$	$\overline{4}$	11.025
12	44.1	5	22.96875	5	$\overline{4}$	22	31	$\overline{4}$	11.025
13	44.1	13	55.125	5	12	55	$\overline{4}$	$\overline{4}$	11.025
14.4	44.1	12	45.9375	5	11	45	30	$\overline{4}$	11.025
16.2	44.1	9	30.625	5	8	9	20	$\overline{4}$	11.025
16.8	44.1	17	55.78125	5	16	30	25	$\overline{4}$	11.025
19.2	44.1	16	45.9375	5	15	45	30	$\overline{4}$	11.025
19.44	44.1	14	39.6875	5	13	39	22	$\overline{4}$	11.025
19.68	44.1	21	47.0625	4	20	47	$\overline{2}$	3	11.025
19.8	44.1	11	30.625	5	10	30	204	$\overline{4}$	11.025

**TABLE 10. Example PLL Settings for 48 kHz and 44.1 kHz Sample Rates**

These tables cover the most common applications, obtaining clocks for derivative sample rates such as 22.05 kHz should be done by increasing the P divider value or using the R/Q dividers.

If the user needs to obtain a clock unrelated to those described above, the following method is advised. An example of obtaining 12.000 MHz from 1.536 MHz is shown below (this is typical for deriving DAC clocks from I2S datastreams).

Choose a small range of P so that the VCO frequency is swept between 40 MHz and 60 MHz. So for  $P = 3$  to 5, sweep the M inputs from 1 to 3. The most accurate N and N\_MOD can be calculated by:

#### $N = FLOOR(((Fout/Fin)*(P*M)), 1)$

N\_MOD = ROUND(32\*((((Fout)/Fin)\*(P\*M)-N),0)

This shows that setting  $M = 1$ ,  $N = 39+1/16$ ,  $P = 5$  (i.e. PLL\_M = 0, PLL\_N = 39, PLL\_N\_MOD = 2, & PLL\_P = 4) gives a comparison frequency of 1.5 MHz, a VCO frequency of 60 MHz and an output frequency of 12.000 MHz. The same settings can be used to get 11.025 from 1.4112 MHz for 44.1 kHz sample rates.

Care must be taken when synchronization of isochronous data is not possible, i.e. when the PLL has to be used but an exact frequency match cannot be found. The I2S should be master on the LM4935 so that the data source can support appropriate SRC as required. This method should only be used with data being read on demand to eliminate sample rate mismatch problems. Where a system clock exists at an integer multiple of the required ADC or DAC clock rate it is preferable to use this rather than the PLL. The LM4935 is designed to work in 8, 12, 16, 24, 48 kHz modes from a 12 MHz clock and 8, 13, 26, 52 kHz modes from a 13 MHz clock without the use of the PLL. This saves power and reduces clock jitter which can affect SNR.

The actual ADC and DAC sample rates are set up by the PLL and internal clock dividers.

#### <span id="page-31-0"></span>**12.10 ADC\_1 CONFIGURATION REGISTER**

This register is used to control the LM4935's audio ADC.

#### **TABLE 11. ADC\_1 (0x06h)**

![](_page_31_Picture_177.jpeg)

## <span id="page-32-0"></span>**12.11 ADC\_2 CONFIGURATION REGISTER**

This register is used to control the LM4935's audio ADC.

![](_page_32_Picture_139.jpeg)

**Note 15:** Refer to the **AGC overview** for further detail.

#### <span id="page-33-0"></span>**12.12 AGC\_1 CONFIGURATION REGISTER**

This register is used to control the LM4935's Automatic Gain Control. (Note 16)

#### **TABLE 13. AGC\_1 (0x08h)**

![](_page_33_Picture_166.jpeg)

**Note 16:** See the **AGC overview**.

#### <span id="page-34-0"></span>**12.13 AGC\_2 CONFIGURATION REGISTER**

This register is used to control the LM4935's Automatic Gain Control.

**LM4935**

**TABLE 14. AGC\_2 (0x09h)**

![](_page_34_Picture_232.jpeg)

**Note 17:** The AGC can be used to control the analog path of the microphone to the output stages or to optimize the microphone path for recording on the ADC. When the analog path is used this bit should be set to ensure the target is tightly adhered to. If the ADC is the only destination of the microphone or the desired analog mixer level is line level then AGC\_TIGHT should be cleared, allowing greater dynamic rage of the recorded signal. For further details see the **AGC overview**.

#### <span id="page-35-0"></span>**12.14 AGC\_3 CONFIGURATION REGISTER**

This register is used to control the LM4935's Automatic Gain Control. (Note 18)

#### **TABLE 15. AGC\_3 (0x0Ah)**

![](_page_35_Picture_138.jpeg)

**Note 18:** See the **AGC overview**.
# **LM4935**

# 12.0 Status & Control Registers (Continued)

### **12.15 AGC OVERVIEW**

The Automatic Gain Control (AGC) system can be used to optimize the dynamic range of the ADC for voice data when the level of the source is unknown. A target level for the output is set so that any transients on the input won't clip during normal operation. The AGC circuit then compares the output of the ADC to this level and increases or decreases the gain of the microphone preamplifier to compensate. If the audio from the microphone is to be output digitally through the ADC then the full dynamic range of the ADC can be used automatically. If the output is through the analog mixer then the ADC is used to monitor the microphone level. In this case, the analog dynamic range is less important than the absolute level, so *AGC\_TIGHT* should be set to tie transients closely to the target level.

To ensure that the system doesn't reduce the quality of the speech by constantly modulating the microphone preamplifier gain, the ADC output is passed through an envelope detector. This frames the output of the ADC into time segments roughly equal to the phonemes found in speech *(AGC\_FRAME\_TIME)*. To calculate this, the circuit must also know the sample rate of the data from the ADC *(ADC\_SAMPLERATE)*. If after a programmable number of these segments *(AGC\_HOLDTIME)*, the level is consistently below target, the gain will be increased at a programmable rate *(AGC\_DECAY)*. If the signal ever exceeds the target level (AGC\_TARGET) then the gain of the microphone is reduced immediately at a programmable rate *(AGC\_ATTACK)*. This is demonstrated below:



#### **AGC Operation Example**

The signal in the above example starts with a small analog input which, after the hold time has timed out, triggers a rise in the  $q$ aain ((1)  $\rightarrow$  (2)). After some time the real analog input increases and it reaches the threshold for a gain reduction which decreases the gain at a faster rate  $((2) \rightarrow (3))$  to allow the elimination of typical popping noises.

Only ADC outputs that are considered signal (rather than noise) are used to adjust the microphone preamplifier gain. The signal to noise ratio of the expected input signal is set by *NOISE\_GATE\_THRESHOLD*. In some situations it is preferable to remove audio considered to be consisting solely of background noise from the audio output; for example conference calls. This can be done by setting *NOISE\_GATE\_ON*. This does not affect the performance of the AGC algorithm.

The AGC algorithm should not be used where very large background noise is present. If the type of input data, application and microphone is known then the AGC will typically not be required for good performance, it is intended for use with inputs with a large dynamic range or unknown nominal level. When setting *NOISE\_GATE\_THRESHOLD* be aware that in some mobile phone scenarios the ADC SNR will be dictated by the microphone performance rather than the ADC or the signal. Gain changes to the microphone are performed on zero crossings. To eliminate DC offsets, wind noise, and pop sounds from the output of the ADC, the ADC's HPF should always be enabled.

### **12.16 MIC\_1 CONFIGURATION REGISTER**

This register is used to control the microphone configuration.

#### **TABLE 16. MIC\_1 (0x0Bh)**



Note 19: On changing INT EXT from internal to external note that the dc blocking cap will not be charged so some time should be taken (300 ms for a 1 µF cap) between the detection of an external headset and the switching of the output stages and ADC to that input to allow the DC points on either side of this cap to stabilize. This can be accomplished by deselecting the microphone input from the audio outputs and ADC until the DC points stabilize.

An active MIC path to CPOUT or the ADC may result in the microphone DC blocking caps causing audio pops under the following situations:

1) Switching between internal and external microphone operation while in chip modes '10' or '11'.

2) Toggling in and out of powerdown/standby modes.

3) Toggling between chip modes '10' and '11' whenever external microphone operation is selected.

4) The insertion/removal of a headset while in chip modes '10' or '11' whenever external microphone operation is selected.

To avoid these potential pop issues, it is recommended to deselect the microphone input from CPOUT and ADC until the DC points stabilize.

### **12.17 MIC\_2 CONFIGURATION REGISTER**

This register is used to control the microphone configuration.



In OCL mode there is a trade-off between the external microphone supply voltage (EXT\_MIC\_BIAS - OCL\_VCM\_ VOLTAGE) and the maximum output power possible from the headphones. A lower OCL\_VCM\_VOLTAGE gives a higher microphone supply voltage but a lower maximum output power from the headphone amplifiers due to the lower OCL\_VCM\_VOLTAGE - A\_V<sub>SS</sub>.





### **12.18 SIDETONE ATTENUATION REGISTER**

This register is used to control the analog sidetone attenuation. (Note 20)

#### **TABLE 19. SIDETONE (0x0Dh)**



**Note 20:** An active SIDETONE path to an audio output may result in the microphone DC blocking caps causing audio pops under the following situations: 1) Switching between internal and external microphone operation while in chip modes '10' or '11'.

2) Toggling in and out of powerdown/standby modes.

3) Toggling between chip modes '10' and '11' whenever external microphone operation is selected.

4) The insertion/removal of a headset while in chip modes '10' or '11' whenever external microphone operation is selected.

To avoid potential pop noises, it is recommended to set SIDETONE\_ATTEN to '0000' until DC points have stabilized whenever the SIDETONE path is used.

# **12.19 CP\_INPUT CONFIGURATION REGISTER**

This register is used to control the differential cell phone input.



### **12.20 AUX\_LEFT CONFIGURATION REGISTER**

This register is used to control the left aux analog input.

### **TABLE 21. AUX\_LEFT (0x0Fh)**



Note 21: The recommended mixer level is 1V RMS. The auxiliary analog inputs can be boosted by 12 dB if enough headroom is available. Clipping may occur if the analog power supply is insufficient to cater for the required gain.

# **12.21 AUX\_RIGHT CONFIGURATION REGISTER**

This register is used to control the right aux analog input.



Note 22: The recommended mixer level is 1V RMS. The auxiliary analog inputs can be boosted by 12 dB if enough headroom is available. Clipping may occur if the analog power supply is insufficient to cater for the required gain.

### **12.22 DAC CONFIGURATION REGISTER**

This register is used to control the DAC levels to the mixer.



**Note 23:** The output from the DAC is 1V RMS for a full scale digital input. This can be boosted by 12 dB if enough headroom is available. Clipping may occur if the analog power supply is insufficient to cater for the required gain.

### **12.23 CP\_OUTPUT CONFIGURATION REGISTER**

This register is used to control the differential cell phone output. (Note 24)

### **TABLE 24. CP\_OUTPUT (0x12h)**



**Note 24:** The gain of cell phone output amplifier is 0 dB.

### **12.24 AUX\_OUTPUT CONFIGURATION REGISTER**

This register is used to control the differential auxiliary output. (Note 25)

#### **TABLE 25. AUX\_OUTPUT (0x13h)**



**Note 25:** The gain of the auxiliary output amplifier is 0 dB. If a second (external) loudspeaker amplifier is to be used its gain should be set to 12 dB to match the onboard loudspeaker amplifier gain.

## **12.25 LS\_OUTPUT CONFIGURATION REGISTER**

This register is used to control the loudspeaker output. (Note 26)

### **TABLE 26. LS\_OUTPUT (0x14h)**



**Note 26:** The gain of the loudspeaker output amplifier is 12 dB.

### **12.26 HP\_OUTPUT CONFIGURATION REGISTER**

This register is used to control the stereo headphone output. (Note 27)

#### **TABLE 27. HP\_OUTPUT (0x15h)**



**Note 27:** The gain of the headphone output amplifier is –6 dB for the cell phone input channel and sidetone channel of the mixer. When the STEREO bit (0x00h) is set, headphone output amplifier gain is –6 dB for the left and right channel. When the STEREO bit (0x00h) is cleared, the headphone output amplifier gain is –12 dB for the left and right channel (to allow enough headroom for adding them and routing them to both headphone amplifiers).

### **12.27 EP\_OUTPUT CONFIGURATION REGISTER**

This register is used to control the mono earpiece output. (Note 28)

### **TABLE 28. EP\_OUTPUT (0x16h)**



**Note 28:** The gain of the earpiece output amplifier is 6 dB.

# **12.28 DETECT CONFIGURATION REGISTER**

This register is used to control the headset detection system.

# **TABLE 29. DETECT (0x17h)**



### **12.29 HEADSET DETECT OVERVIEW**

The LM4935 has built in monitors to automatically detect headset insertion or removal. The detection scheme can differentiate between mono, stereo, mono-cellular and stereo-cellular headsets. Upon detection of headset insertion or removal, the LM4935 updates read-only bit 0 - headset absence/presence, bit 1- mono/stereo headset and bit 2 - headset without mic / with mic, of the STATUS register (0x18h). Headset insertion/removal and headset type can also be detected in standby mode; this consumes no analog supply current when the headset is absent.

The LM4935 can be programmed to raise an interrupt (set the IRQ pin high) when headset insert/removal is sensed by setting bit 0 of DETECT (0x17h). When headset detection is enabled in active mode and a headset is not detected, the HPL\_OUT and HPR\_OUT amplifiers will be disabled (switched off for capless mode and muted for AC-coupled mode) and the EXT\_BIAS pin will be disconnected from the MIC\_BIAS amplifier, irrespective of control register settings.

The LM4935 also has the capability to detect button press, when a button is present on the headset microphone. Both parallel button-type (in parallel with the headset microphone, default value) and series button-type (in series with the headset microphone) can be detected; the button type used needs to be defined in bit 3 of MIC\_2 (0x0Ch). Button press can also be detected in stand-by mode; this consumes 10 µA of analog supply current for a series type push button and 100 µA for a parallel type push button. Upon button press, the LM4935 updates bit 3 of STATUS (0x18h). In active OCL mode, with internal microphone selected  $(INT\_EXT = 0$ ; (reg 0x0Bh)), if a parallel pushbutton headset is inserted into the system, INT\_EXT must be set high before BTN (bit 3 of STATUS (0x18h)) can be read. The LM4935 can also be programmed to raise an interrupt on the IRQ pin when button press is sensed by setting bit 1 of DETECT.

The LM4935 provides debounce programmability for headset and button detect. Debounce programmability can be used to reject glitches generated, and hence avoid false detection, while inserting/removing a headset or pressing a button.

Headset insert/removal debounce time is defined by HS\_DBNC\_TIME; bits 6:3 of DETECT (0x17h). Parallel button press debounce time is defined by BTN\_DBNC\_TIME; bits 5:4 of MIC\_2 (0x0Ch).

Note that since the first effect of a series button press (microphone disconnected) is indistinguishable from headset removal, the debounce time for series button press in defined by HS\_DBNC\_TIME.

Headset and push button detection can be enabled by setting CHIP\_MODE 0; bit 0 of BASIC (0x00h). For reliable headset / push button detection all following bits should be defined before enabling the headset detection system:

1) the OCL-bit (AC-Coupled / Capless headphone interface (bit 7 of BASIC (0x00h))

2) the headset insert/removal debounce settings (bit 6:3 of DETECT (0x17h))

3) the BTN\_TYPE-bit (Parallel / Series push button type (bit 3 of MIC\_2 (0x0Ch))

4) the parallel push button debounce settings (bit 5:4 of MIC\_2 (0x0Ch))

Figure 8 shows terminal connections and jack configuration for various headsets. Care should be taken to avoid any DC path from the MIC\_DET pin to ground when a headset is not inserted.

**LM4935**



**FIGURE 8. Headset Configurations Supported by the LM4935**

The wiring of the headset jack to the LM4935 will depend on the intended mode of the headphone amplifier:



### **12.30 STATUS REGISTER**

This register is used to report the status of the device.

### **TABLE 30. STATUS (0x18h)**



**Note 29:** The detection IRQ is cleared when this register has been written to.

# **12.31 AUDIO INTERFACE CONFIGURATION REGISTER**

This register is used to control the configuration of the audio data interfaces.



### **TABLE 31. AUDIO\_IF (0x19h)**

### **12.32 DIGITAL AUDIO DATA FORMATS**

I2S master mode can only be used when the DAC is enabled unless the ADC\_I2S\_M bit is set. PCM Master mode can only be used when the ADC is enabled. If the PCM receiver interface is operated in slave mode the clock and sync should be enabled at the same time as the PCM receiver uses the first PCM frame to calculate the PCM interface format. This format can not be changed unless a soft reset is issued. It is strongly recommended that the LM4935 is operated in master mode as this eliminates the risk of sample rate mismatch between the data converters and the audio interfaces.

In master mode the I2S\_CLK has a 60/40 duty cycle and a frequency of 50\*fs. In slave mode the PCM and I2S receivers only record the 1st 16 and 18 bits of the serial words respectively. The I2S format is as follows:



**FIGURE 11. PCM Serial Data Format (16 bit Slave Example)**

When SAR SDO data is passed to the I2S, it is left aligned (MSB aligned) to allow lower I2S resolutions to be used. If the DAC is driven from the PCM interface then the left channel of the DAC is used and the right channel is inactive.

# **12.33 GPIO CONFIGURATION REGISTER**

This register is used to control the GPIO system.





**FIGURE 12. I<sup>2</sup> S Serial Data Format (Left Justified Mode)**

### **12.34 SAR CHANNELS0&1 CONFIGURATION REGISTER**

This register is used to control channel 0 and 1 of the SAR system. (Note 31)

#### **TABLE 33. SAR\_SLOT01 (0x1Bh)**



**Note 31:** See the section **SAR Overview** for more details on this register.

# **12.35 SAR CHANNELS2&3 CONFIGURATION REGISTER**

This register is used to control channel 2 and 3 of the SAR system. (Note 31)

#### **TABLE 34. SAR\_SLOT23 (0x1Ch)**



#### **12.36 SAR DATA 0 TO 3 REGISTERS**

These registers are used to read the 8 MSBs from the 4 SAR channels.

### **TABLE 35. SAR\_DATA\_0 Register (0x1Dh)**



### **TABLE 36. SAR\_DATA\_1 Register (0x1Eh)**



#### **TABLE 37. SAR\_DATA\_2 Register (0x1Fh)**



#### **TABLE 38. SAR\_DATA\_3 Register (0x20h)**



#### **12.37 SAR OVERVIEW**

The SAR controller works via a scheduler that allocates time slots for each of the four channels. All four channels can operate up to the same maximum frequency. When the sampling frequency of a channel is to be reduced the time slot allocated to that channel is simply enabled less often. For example if one slot is to work at a quarter of the frequency of the others then only one in four of its allocated slot triggers the SAR to activate:



**FIGURE 13. Internal SAR Control Signals to SAR Module**

Each time slot is used to sample a single fixed input, slot 0 is used for VSAR 1, slot 1 for VSAR 2, slot 2 for either  $D_{\text{DD}}$  or  $BB_V<sub>DD</sub>^*$  and slot 3 for the A\_V<sub>DD</sub>. When a particular time slot is activated the correct mux, clock and enable controls to the ADC module are produced and the output sampled when ready. If the  $D_V_{DD}$  or the  $A_V_{DD}$  are being sampled then a voltage divider is used to half the input to below the full scale reference of 2.5V. As this results in a current path to ground it is only inserted while the ADC is settling to reduce power consumption.

Using this method, samples can be taken using as little power as possible while allowing sample rates as low as 1 Hz. The data can either be read directly or used to trigger interrupts when set voltages are passed. This reduces the baseband controllers software overhead and IO bandwidth, further reducing system power.

The full scale digital output from the SAR is equal to 2.5V. The  $A_V$ <sub>DD</sub> and  $D_V$ <sub>DD</sub> inputs are divided by two during sampling. The SAR ADC can be activated at any time, even while the chip is in shutdown mode (chip mode '00'). This allows the LM4935 to perform housekeeping duties such as voltage monitoring with minimal power consumption.

\*Depending on SLOT\_2\_VBB in SAR\_SLOT23 (0x1Ch).

# **12.0 Status & Control Registers** (Continued) Only the 8 MSBS [11:4] from the 12 bits of SAR output data can be read back using the I<sup>2</sup>C interface. The SPI interface can be used to access all 12 bits of the SAR output data. In this case, GPIO2 should be set to SAR\_SDO by setting GPIO\_SEL in register (0x1Ah). The SAR channel selected by SAR\_CH\_SEL in the GPIO register is then output onto GPIO2 as follows: TEST MODE/CS **CLK** SDI GPIO<sub>2</sub>  $11$ n **SAR Data** 20134108 **FIGURE 14. SPI SAR Read Transaction (GPIO2 set to SAR\_SDO)** In applications where the 8 MSBS [11:4] from the SAR output data is enough resolution, GPIO2 should be set to SPI\_SDO by setting GPIO\_SEL in register (0x1Ah). The SAR data is then output on GPIO2 as follows: **TEST MODE/CS CLK** SDI lanored 14 GPIO<sub>2</sub> -11 Address **SAR Data** 20134107 **FIGURE 15. SPI SAR Read Transaction (GPIO2 set to SPI\_SDO)** If the user performs a write to the GPIO register the changes will not take effect until the next SPI operation so SAR data can be read while the next channel is being selected. The SAR data is sampled at the start of the SPI transaction to ensure that the data is stable during the read operation. All 12 bits of the SAR output data for up to 2 SAR channels can be read back simultaneously through the bi-directional l<sup>2</sup>S interface. This is accomplished by setting I2S\_SDO\_DATA (bit [7:6] of (0x19h)) to the desired SAR channel(s). As mentioned previously in the Digital Audio Data Formats section, when SAR SDO is passed to the I<sup>2</sup>S bus, the SAR SDO's MSB is aligned with the MSB of I2S\_SDO.

**LM4935**

### **12.38 DC VOLUME CONFIGURATION REGISTER**

This register is used to control the DC volume control system.

#### **TABLE 39. DC\_VOLUME (0x21h)**



**Note 32:** The correlation between the voltage on VSAR1 to the attenuation on the AUX/DAC channel is as follows:



**FIGURE 16. DC Volume Transfer Function For AUX/DAC**

# **12.39 SAR TRIGGER 1 CONFIGURATION REGISTER**

This register is used to setup a voltage trigger on one of the SAR outputs.

#### **TABLE 40. TRIG\_1 (0x22h)**



### **12.40 SAR TRIGGER 1 MSBs CONFIGURATION REGISTER**

This register is used to setup the threshold of a voltage trigger on one of the SAR outputs.

**TABLE 41. TRIG\_1\_MSB (0x23h)**



### **12.41 SAR TRIGGER 2 CONFIGURATION REGISTER**

This register is used to setup a voltage trigger on one of the SAR outputs.

### **TABLE 42. TRIG\_2 (0x24h)**



### **12.42 SAR TRIGGER 2 MSBs CONFIGURATION REGISTER**

This register is used to setup the threshold of a voltage trigger on one of the SAR outputs.

**TABLE 43. TRIG\_2\_MSB (0x25h)**



### **12.43 DEBUG REGISTER**

This register is used to set test modes within the device.

#### **TABLE 44. DEBUG (0x26h)**



# **13.0 Typical Performance Characteristics**

(For all performance curves AV<sub>DD</sub> refers to the voltage applied to the A\_V<sub>DD</sub> and LS\_V<sub>DD</sub> pins. DV<sub>DD</sub> refers to the voltage applied to the  $D_V_{DD}$  and PLL\_V<sub>DD</sub> pins;  $AV_{DD} = 3.3V$  and  $DV_{DD} = 3.3V$  unless otherwise specified.





**LM4935**





**Stereo DAC Frequency Response Zoom**  $f<sub>S</sub>$  = 32kHz  $+0.5$  $+0.4$  $+0.3$  $+0.2$ MAGNITUDE (dB)  $+0.1$  $+0$  $-0.1$  $-0.2$  $-0.3$  $-0.4$  $-0.5$ 50 100 200 500 1k  $2k$ 5k 10k 20k 20 FREQUENCY (Hz) 20134142 20134143 **Stereo DAC Frequency Response Zoom**  $f<sub>S</sub>$  = 48kHz  $+0.5$  $+0.4$  $+0.3$  $+0.2$ MAGNITUDE (dB)  $+0.1$  $+0$  $-0.1$  $-0.2$  $-0.3$  $-0.4$  $-0.5$ 20 50 100 200 500 1k  $2k$ 5k 10k 20k FREQUENCY (Hz)

**Stereo DAC Crosstalk (0dB DAC, HP SE)**









**MONO ADC Frequency Response Zoom**  $f<sub>S</sub>$  = 16kHz, 6dB MIC



71 www.national.com








**MONO ADC HPF Frequency Response**  $f<sub>S</sub>$  = 16kHz, 36dB MIC **(from left to right: HPF\_MODE '00', '10', '01')**













## **13.0 Typical Performance Characteristics** (Continued) **CPOUT PSRR vs Frequency**  $AV_{DD} = 3.3V$ , 36dB MIC, MICBIAS =  $2.8V$ **(INTMIC DIFF inputs terminated, AGC off)**  $\mathbf 0$  $-10$  $-20$  $-30$  $-40$ PSRR (dB)  $-50$  $-60$  $-70$  $-80$  $-90$  $-100$ 20 50 100 200 500 1k 2k 5k 10k 20k 50k 100k FREQUENCY (Hz) 20134192 20134193 **CPOUT PSRR vs Frequency**  $AV<sub>DD</sub> = 5V$ , 36dB MIC, MICBIAS = 2.0V **(INTMIC DIFF inputs terminated, AGC off)**  $\mathbf 0$

**LM4935**



**CPOUT PSRR vs Frequency**  $AV_{DD} = 5V$ , 36dB MIC, MICBIAS = 2.5V

**(INTMIC DIFF inputs terminated, AGC off)**



**CPOUT PSRR vs Frequency**  $AV_{DD} = 3.3V$ , 36dB MIC, MICBIAS =  $2.8V$ **(INTMIC DIFF inputs terminated, AGC on)**



**CPOUT PSRR vs Frequency**  $AV<sub>DD</sub> = 5V$ , 36dB MIC, MICBIAS =  $2.0V$ **(INTMIC DIFF inputs terminated, AGC on)**



**CPOUT PSRR vs Frequency**  $AV<sub>DD</sub> = 5V$ , 36dB MIC, MICBIAS =  $2.5V$ **(INTMIC DIFF inputs terminated, AGC on)**



## **13.0 Typical Performance Characteristics** (Continued)



**CPOUT PSRR vs Frequency**  $AV<sub>DD</sub> = 5V$ , 36dB MIC, MICBIAS =  $3.3V$ **(INTMIC DIFF inputs terminated, AGC off)**







**CPOUT PSRR vs Frequency**  $AV<sub>DD</sub> = 5V$ , 36dB MIC, MICBIAS = 2.8V **(INTMIC DIFF inputs terminated, AGC on)**  $\Omega$  $-10$  $-20$  $-30$  $-40$ PSRR (dB)  $-50$  $-60$  $-70$  $-80$  $-90$ 



**CPOUT PSRR vs Frequency**  $AV<sub>DD</sub> = 5V$ , 36dB MIC, MICBIAS =  $3.3V$ **(INTMIC DIFF inputs terminated, AGC on)**















































www.national.com 98





www.national.com 100













**Top Silkscreen**

20134132



**Top Layer**





**Mid Layer 1**


**Mid Layer 2**

**LM4935**

## 15.0 Demoboard PCB Layout (Continued)



**Bottom Layer**

**LM4935**



National Semiconductor B.V reserves the right to make changes without notice to any products herein to improve reliability, function or design. National does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the right of others.

**LM4935**

## **LM4935**

## **17.0 Revision History**



